

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/694,433	10/23/2000	Andrew Read	TRANS59	3072
7590 06/09/2005			EXAMINER	
WAGNER, MURABITO & HAO LLP TWO NORTH MARKET STREET THIRD FLOOR			CAO, CHUN	
			ART UNIT	PAPER NUMBER
SAN JOSE, CA	A 95113		2115	
			DATE MAILED: 06/09/2003	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Addies Comment	09/694,433	READ ET AL.				
Office Action Summary	Examiner	Art Unit				
	Chun Cao	2115				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. 8 133)				
Status						
1) Responsive to communication(s) filed on 25 M	<u>farch 2005</u> .					
	action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-37</u> is/are pending in the application.						
4a) Of the above claim(s) 19-37 is/are withdray	4a) Of the above claim(s) <u>19-37</u> is/are withdrawn from consideration.					
i) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-18</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.	•				
Application Papers						
9) The specification is objected to by the Examine	er.					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct						
11)☐ The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f)				
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
Certified copies of the priority documents	s have been received in Application	on No				
Copies of the certified copies of the prior	rity documents have been receive	d in this National Stage				
application from the International Bureau	` ''					
* See the attached detailed Office action for a list	of the certified copies not receive	d.				
Attachment(s)						
1) Dotice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	te				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 3/25/05.	5) Notice of Informal Pa	atent Application (PTO-152)				
	٠, ٢, ٥,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					

Art Unit: 2115

DETAIL ACTION

Page 2

1. Claims 1-37 are presented for examination. Claims 19-37 are newly added claims and presented for examination.

2. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.

Election/Restrictions

3. Newly submitted claims 19-37 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons:

Original claims 1-18, drawn to: reducing power utilized by a processor, and reducing core voltage to the processor to a value sufficient to maintain state during the mode in which system clock is disable, classified in class 713, subclass 322.

Newly added claims 19-37, drawn to: a computer system has a first transition time and second transition for transitioning from sleep voltage to an operating voltage, wherein the first transition time is greater than an allowed time, classified in class 713, subclass 310.

- a. These inventions have acquired a separate status in the art as shown by their different classification;
- b. The search required for one Group is not required for the other Groups for the reasons above restriction for examination purpose as indicated is proper.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 19-37 are withdrawn from consideration

as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

- 4. The rejections are respectfully maintained and reproduced infra for applicant's convenience.
- 5. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Orton et al. (Orton), US patent no. 6,118,306, in view of "Re: AX64Pro or AK72?", NewsReader, June 15, 2000, pages 1-2; (hereinafter, "Newsreader").

Orton is a prior art reference cited by applicant in IDS paper no. 6.

As per claim 1, Orton teaches a method for reducing power utilized by a processor comprising the steps of:

determining that a processor is transitioning from a computing mode to a mode in which system clock to the processor is disabled [col. 2, lines 44-60]; and

reducing core voltage to the processor to a value sufficient to maintain state during the mode of which system clock is disable [col. 3, lines 10-20].

Orton does not explicitly teach that the value of the core voltage is not sufficient to maintain processing activity in said processor. In other words, Orton does not teach reducing the core voltage to one Volt or less during deep sleep mode.

Newsreader teaches of reducing the core voltage to one Volt or less during deep sleep mode [page 2, paragraph 3]. Therefore, Newsreader teaches that the value of the core voltage is not sufficient to maintain processing activity in said processor.

It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Orton and Newsreader because they are both directed to the problem of reducing the power consumption of a processor core, and the specify teachings of Newsreader stated above would improve power consumption by further reducing the core voltage to a minimum supported voltage.

As per claim 2, Orton teaches of determining the processor is transitioning from a computing mode to a mode in which system clock to the processor is disabled comprises monitoring a stop clock signal [col. 2, lines 44-60; col. 5, lines 4-11; col. 7, lines 38-43].

As per claim 3, Orton teaches of reducing an output voltage providing by a voltage regulator furnishing core voltage to the processor and providing a feedback signal to the voltage regulator to reduce its output voltage below a specified output voltage [col. 2, lines 24-27; col. 3, lines 10-19; col. 7, lines 14-19, 44-58].

- 6. Claims 4, 12 and 14-18 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Orton et al. (Orton), US patent no. 6,118,306 in view of Applicant Admitted Prior Art (AAPA).
- 7. As per claim 4, Orton teaches that a method for reducing power utilized by a processor comprising the steps of:

determining that a processor is transitioning from a computing mode to a mode is which system clock to the processor is disabled [col. 2, lines 44-60];

reducing core voltage to the processor to a value sufficient to maintain state during the mode of which system clock is disable by [col. 3, lines 10-20]:

furnishing an input to reduce an output voltage provided by a voltage regulator furnishing core voltage to the processor [col. 2, lines 24-27; col. 3, lines 10-19; col. 7, lines 14-19, 44-58]; and

providing a control signal to the voltage regulator to reduce its output voltage below a specified output voltage [col. 2, lines 24-27; col. 3, lines 10-19; col. 7, lines 14-19, 44-58].

Orton does not explicitly teach of providing a feedback to the voltage regulator.

AAPA teaches of providing a feedback to the voltage regulator [page 5, lines 6-9].

It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Orton and AAPA because the specify teachings of AAPA stated above would allow the processor to run stable and reliable by adjusting the core voltage accordingly.

As per claim 18, Orton teaches that the output voltage to which said voltage regulator is reduced depends upon output voltage of said voltage regulator prior to furnishing the input to reduce the output voltage provided by the voltage regulator [col. 7, lines 14-58].

8. As per claim 12, Orton discloses a circuit [fig. 5] for providing a regulated voltage to a processor comprising:

Art Unit: 2115

a voltage regulator [52, fig. 1, fig. 5] having: an output terminal [col. 7, lines 50-51; "the output from the voltage regulator 52", inherently, there is an output terminal in the voltage regulator 52] providing a selectable voltage [col. 3, lines 10-12; col. 7, lines 28-31, 46-47, "...adjust the voltage level supplied by the voltage regulator 52 up or down" and "to indicate that the voltage level from the voltage regulator 52 is changing"];

input terminal [fig. 5; col. 7, lines 52-55; "the voltage interface provided the control logic portion 400 allows the voltage regulator 52 to change settings", inherently, there is an input terminal in the voltage regulator 52] for receiving signals indicating the selectable voltage level;

means for providing signal at the input terminal of the voltage regulator for selecting a voltage for operating the processor in a computing mode and a voltage of a level less than that for operating the processor in computing mode [col. 7, lines 50-65],

means for reducing the selectable voltage below a level provided by the voltage regulator [col. 7, lines 50-65].

Orton does not explicitly disclose a voltage regulator feedback circuit and a voltage divider network.

AAPA discloses a voltage regulator including a voltage regulator feedback circuit and a voltage divider network [page 5, lines 6-9].

It would have been obvious to one of ordinary skill in the art at time the invention to combine the teachings of Orton and AAPA because the specify teachings of AAPA stated above would allow the processor to run stable and reliable by adjusting the core voltage accordingly.

Art Unit: 2115

9. As per claim 14, is contained same limitations as set forth in claim 12. Therefore, same rejection is applied.

As per claim 15, Orton teaches that the first voltage is for operating the processor in a computing mode and the second voltage is a level less than that for operating the processor in the computing mode [col. 7, lines 50-65].

As to claims 16 and 17, AAPA discloses that the feedback circuit comprises a voltage divider [page 5, lines 6-9].

10. Claims 5-11 and 13 are rejected under 35 U.S.C. 102 (a) or 102(e) as being anticipated by Orton et al. (Orton), US patent no. 6,118,306.

As per claim 5, Orton teaches a method for reducing power utilized by a processor comprising the steps of:

determining that a processor is transitioning from a computing mode to a mode is which system clock to the processor is disabled [col. 2, lines 44-60];

reducing core voltage to the processor to a value sufficient to maintain state during the mode of which system clock is disable; [col. 3, lines 10-20]; and

transferring operation of a voltage regulator furnishing core voltage in a mode in which power is dissipated during reductions in core voltage to a mode in which power is saved during a voltage transition when it is determined at a processor is transitioning from a computing mode to a mode is which system clock to the processor is disabled [col. 2, lines 11-27, 44-65; col. 7, line 59-col. 8, line 5].

As per claim 6, Orton teaches of returning the voltage regulator to its original mode of operation [col. 3, lines 10-14; col. 7, lines 51-58; col. 8, lines 54-65].

Art Unit: 2115

11. As per claim 7, Orton discloses a circuit [fig. 5] for providing a regulated voltage to a processor comprising:

a voltage regulator [52, fig. 1, fig. 5] having: an output terminal [col. 7, lines 50-51; "the output from the voltage regulator 52", inherently, there is an output terminal in the voltage regulator 52] providing a selectable voltage [col. 3, lines 10-12; col. 7, lines 28-31, 46-47, "...adjust the voltage level supplied by the voltage regulator 52 up or down" and "to indicate that the voltage level from the voltage regulator 52 is changing"];

input terminal [fig. 5; col. 7, lines 52-55; "the voltage interface provided the control logic portion 400 allows the voltage regulator 52 to change settings", inherently, there is an input terminal in the voltage regulator 52] for receiving signals indicating the selectable voltage level;

means for providing signal at the input terminal of the voltage regulator for selecting a voltage for operating the processor in a computing mode and a voltage of a level less than that for operating the processor in computing mode [col. 7, lines 50-65], wherein the level less than that for operating the processor in a computing mode is sufficient to maintain state of the processor [col. 2, lines 44-65; col. 3, lines 10-20; col. 7, line 59-col. 8, line 5].

As per claim 8, Orton discloses that the voltage regulator comprises means for accepting binary signals [LO/HI signals] indicating different voltage level [fig. 5; col. 7, lines 20-37, 63-65; "A signal VR_LO/HI#...adjust the voltage level supplied by the voltage regulator 52 up or down"].

As per claim 9, Orton discloses that the voltage regulator comprises:

Art Unit: 2115

Selection circuitry; means for furnishing a plurality of signals at the input to the selection circuitry and means for controlling the selection by the selection circuitry [fig. 3A] [col. 5, lines 38-55].

As per claim 10, Orton discloses a multiplexor [col. 5, lines 44-45; fig. 3A] and means for controlling the selection by the selection circuitry including a control terminal for receiving signals indicating a system clock to the processor is being terminated [col. 5, lines 38-65].

12. As per claim 11, Orton discloses a circuit [fig. 5] for providing a regulated voltage to a processor comprising:

a voltage regulator [52, fig. 1, fig. 5] having: an output terminal [col. 7, lines 50-51; "the output from the voltage regulator 52", inherently, there is an output terminal in the voltage regulator 52] providing a selectable voltage [col. 3, lines 10-12; col. 7, lines 28-31, 46-47, "...adjust the voltage level supplied by the voltage regulator 52 up or down" and "to indicate that the voltage level from the voltage regulator 52 is changing"];

input terminal [fig. 5; col. 7, lines 52-55; "the voltage interface provided the control logic portion 400 allows the voltage regulator 52 to change settings", inherently, there is an input terminal in the voltage regulator 52] for receiving signals indicating the selectable voltage level;

means for providing signal at the input terminal of the voltage regulator for selecting a voltage for operating the processor in a computing mode and a voltage of a level less than that for operating the processor in computing mode [col. 7, lines 50-65].

Application/Control Number: 09/694,433 Page 10

Art Unit: 2115

means for reducing the selectable voltage below a lowest level the voltage regulator is specified to output [col. 7, lines 50-65].

13. As per claim 13, Orton discloses a circuit [fig. 5] for providing a regulated voltage to a processor comprising:

a voltage regulator [52, fig. 1, fig. 5] having: an output terminal [col. 7, lines 50-51; "the output from the voltage regulator 52", inherently, there is an output terminal in the voltage regulator 52] providing a selectable voltage [col. 3, lines 10-12; col. 7, lines 28-31, 46-47, "...adjust the voltage level supplied by the voltage regulator 52 up or down" and "to indicate that the voltage level from the voltage regulator 52 is changing"];

input terminal [fig. 5; col. 7, lines 52-55; "the voltage interface provided the control logic portion 400 allows the voltage regulator 52 to change settings", inherently, there is an input terminal in the voltage regulator 52] for receiving signals indicating the selectable voltage level;

means for providing signal at the input terminal of the voltage regulator for selecting a voltage for operating the processor in a computing mode and a voltage of a level less than that for operating the processor in computing mode [col. 7, lines 50-65],

circuitry for conserving charge [battery 60] stored by the voltage regulator when the selectable voltage decreases; and means for enabling the circuitry for conserving charge stored by the voltage regulator when the selectable voltage decreases [col. 7, lines 28-58].

Response to Arguments

Art Unit: 2115

14. Applicant's arguments filed on 3/25/05, which have been fully considered but they are not persuasive.

Page 11

- 15. In the remarks, Applicants argued that 1) Orton fails to teach, disclose or suggest as to whether or not, in this mode, a processor would be capable of processing activity based on the mode's processor voltage; and Newsreader is silent as to whether or not the processor is clocked in deep-sleep mode. 2) Orton is silent as to operate the voltage regulator in a mode in which power is dissipated to a mode in which power is saved. 3) Orton is silent as to cause the voltage regulator to output a voltage below a lowest level the voltage regulator is specified to output.
- 16. The examiner respectfully traverses the argument for the following reasons:

As to point 1): Orton does not explicitly teach the limitation. However, there is no claim language directed to the above limitation. Orton teaches the limitation as set forth in claim 1 of reducing core voltage to the processor to a value sufficient to maintain state during the mode [C3 state] of which system clock is disable ["the external clock is stopping"; col. 3, lines 10-20]. Also, Orton teaches that in a deep-sleep state (C3 state), an external clock to the processor is stopped [col. 2, lines 55-57]. Newsreader discloses that a processor is operating a deep-sleep state. It would have been obvious to one of ordinary skill in the art at time the invention based on Orton's teachings as state above, the clock of the processor is stopped in deep-sleep mode in Newreader's system. Furthermore, Newsreader teaches that the value [1.0 volt] of the core voltage is not sufficient to maintain processing activity in said processor [page 2, paragraph 3].

As to point 2): Orton teaches of operating the voltage regulator in a mode in which power is dissipated to a mode in which power is saved ["the processor's core voltage level may be reduced since power consumption is proportional to the square of the supply voltage level"; col. 2, lines 11-27, 44-65; col. 7, line 59-col. 8, line 5].

As to point 3): Orton teaches of causing the voltage regulator to output a voltage below a lowest level the voltage regulator is specified to output [col. 7, lines 50-65].

Also see detailed rejection indicated above.

17. THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664.

The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chun Cao

June 7, 2005